
Trace Cache: Low Latency, High Bandwidth Instruction Fetching

Eric Rotenberg, Steve Bennett, Jim Smith

Eric:Steve:Jim:Computer Science Dept.Intel CorporationDept. of Elec. and Comp. Engr.Univ. of Wisconsin — MadisonUniv. of Wisconsin — Madison

http://www.cs.wisc.edu/~ericro/ericro.html




Overview

- Instruction fetch issues
- Trace cache
- Alternatives
- Simulation Results
- Conclusions

Instruction Fetch Issues


Branch Throughput


- predict more than one per cycle
- Noncontiguous instruction blocks
 - fetch past taken branches
- Fetch unit latency
 - can't be ignored when solving others
- "Conventional" issues:
 - instruction cache misses
 - branch prediction accuracy
 - NOT the focus of this study





Noncontiguous Instructions

- Fundamental problem:
 - conventional instruction cache stores programs in their static, compiled order
 - the decoder wants to see the instruction stream in its dynamic order
- Two classes of hardware solutions:
 - deal with conventional cache, construct dynamic order on the fly
 - direct approach: cache instructions in dynamic order
- We propose the direct approach










(c) Eric Rotenberg

Trace Cache Contents

- Parameters: n max instructions, m basic blocks
- In addition to tag and instructions, contains:
 - Branch flags: m-1 branch outcomes
 - Branch mask: number of branches
 - Trace fall-thru: next address if last branch is not-taken
 - Trace target: next address if last branch is taken
- Trace Cache may be small, we use:
 - 64 lines
 - direct mapped
 - n = 16, m = 3
 - total size: 712B (tag info) + 4KB (instr.)



Alternatives

- Branch Address Cache (Yeh, Marr, Patt)
- Collapsing Buffer (Conte, Menezes, Mills, Patel)
- Subgraph Predictor (Dutta, Franklin)
- Two-Block Ahead Predictor (Seznec, Jourdan, Sainrat, Michaud)


Weakness of Alternatives


- General idea behind alternatives:
 - 1. Generate multiple addresses pointing to several, possibly noncontiguous basic blocks.
 - 2. Apply the multiple addresses to an interleaved or multiported instruction cache.
 - 3. Properly order and merge only desired instructions into the predicted dynamic sequence.

=> complex and serial, long latency

 Trace cache: cache long instruction sequences in the order they are likely to be needed

=> moves complexity off critical path, short latency





- BTB design can detect intraline branches
- Two passes through BTB allow up to one interline branch
- Collapsing Buffer uses control info from both BTB passes to align instructions into dynamic sequence

Simulation Study


- Superscalar model as in introduction
- Maximum demand from execution engine:
 - Execution engine limited only by true data dependences
 - Oracle memory address disambiguation
 - Data cache always hits
- Instruction window: 2048
- Max dispatch/issue bandwidth: 16
- Workload: SPEC (sparc) and IBS (mips)
- Trace driven (wrong speculations not followed)


(c) Eric Rotenberg

Simulation Study

Compare various fetch mechanisms


- Two base fetch models for comparison:
 - can fetch only sequential code
 - SEQ.1 : limited to 1 branch prediction per cycle
 - SEQ.3 : limited to 3 branch predictions per cycle
- Three models for high bandwidth instruction fetching:
 - TC : trace cache
 - BAC : branch address cache
 - CB : collapsing buffer
- Model with 1, 2, and 3 cycle latencies for CB and BAC







(c) Eric Rotenberg

• "Trace Cache: Low Latency, High Bandwidth Instruction Fetching"







Conclusions

- Fetching past multiple not-taken branches improves performance by >10%
- A small trace cache gets an additional 10% or more by going past multiple taken branches
- Trace cache is consistently better than other proposed methods with similar goals assuming unit latency, much better with realistic latencies
- Trace cache is a natural trend towards reducing superscalar front-end complexity