Slipstream Processors Revisited: Exploiting Branch Sets


Vinesh Srinivasan
Dep't of Elec. and Comp. Eng.
North Carolina State University
vsriniv3@ncsu.edu

Rangeen Basu Roy Chowdhury
Intel Corporation
rangeen.basu.roy.chowdhury@intel.c
om

Eric Rotenberg
Dep't of Elec. and Comp. Eng.
North Carolina State University
ericro@ncsu.edu

Single-Thread Performance Limiters

- Delinquent branches and loads limit single-thread performance
- Individually they are bad
- Even worse when they coincide
 - Cache-missed load that feeds a mispredicted branch
 - Large-window processor loses latency tolerance in this case
 - Squash many instructions after the cache-missed load



Peak IPC=4 for this 4-wide fetch/retire core.

Pre-execution via Helper Threads

- Resolve hard-to-predict branches and initiate delinquent loads before these instructions are fetched by the main thread
- Two classes of pre-execution
 - Per-dynamic-instance helper threads: Each helper thread is the backward slice of instructions leading to a single dynamic instance of a branch or load.
 - Two redundant threads in a leader-follower arrangement: Leader thread is speculatively reduced by pruning instructions.

Design a new pre-execution microarchitecture that meets four criteria:

- 1. Leader-follower style pre-execution
- 2. Fully automated using only hardware
- 3. Targets both branches and loads
- 4. Effective at that which is targeted

Avoid tricky issues of per-dynamic-instance helper threads:

- · Timing of forking, accounting for live-in values of helper thread
- Lining up pre-executed branch outcomes with corresponding instances in the main thread

Design a new pre-execution microarchitecture that meets four criteria:

- 1. Leader-follower style pre-execution
- 2. Fully automated using only hardware
- 3. Targets both branches and loads
- 4. Effective at that which is targeted

 Not opposed to compiler support. S/w and h/w co-dependency introduces risk.

Design a new pre-execution microarchitecture that meets four criteria:

- 1. Leader-follower style pre-execution
- 2. Fully automated using only hardware
- 3. Targets both branches and loads-
- 4. Effective at that which is targeted

• Unified solution for performance-degrading instructions

Design a new pre-execution microarchitecture that meets four criteria:

- 1. Leader-follower style pre-execution
- 2. Fully automated using only hardware
- 3. Targets both branches and loads
- 4. Effective at that which is targeted


Overcome performance limitations of other leader-follower microarchitectures

No Prior Work Meets All Four Criteria

Prior work	Criterion 1:	Criterion 2:	Criterion 3:	Criterion 4:
	leader-	fully	targets both	effective
	follower	automated	branches and	
		in hardware	loads	
Slice processor [6]	no	yes	no	yes
Speculative precomputation [7]			(loads only)	
Continuous runahead [8]				
DDMT [9]	no	no	yes	yes
Speculative slices [10]		(manual		
SSMT [11], [12]		or compiler)		
Slipstream processor [3], [13], [14]	yes	yes	no	no
			(branches only)	(limited branch pre-execution)
Dual core execution (DCE) [4]	yes	yes	no	yes, with caveat
			(loads only)	(load -> misp. br.)
Decoupled look ahead (DLA) [5],	yes	no	yes	branches: no
[15], [16]		(tool)		(limited branch pre-execution)
				loads: yes, with caveat
				(load -> misp. br.)


Table I: Related work analysis.

Slipstream Processor



- Remove backward slices of confident branches in the A-stream to pre-execute unconfident branches
 - Ineffective for phases dominated by hard-to-predict branches, when branch pre-execution is most needed
- W.r.t. loads: Backward slice removal does not stop short at delinquent loads, failing to convert removed loads into non-binding prefetches

Dual Core Execution (DCE)



Load converted to non-binding prefetorif blocks retire stage, silence execution dependent instructions.

- Convert cache-missed loads that block A-stream's retire stage to nonbinding prefetches, and silence execution of their dependent instructions
 - Very good at tolerating cache-missed loads, except when their dependent branches are mispredicted
- W.r.t. branches: No A-stream pruning per se, so no branch pre-execution


Slipstream Processor 2.0


- Remove forward control-flow slices of delinquent branches and loads
- Overcomes performance limitations of Slipstream and DCE
- Two firsts:
 - Leader-follower-style branch pre-execution without relying on confident instr. removal
 - Tolerate cache-missed loads that feed mispredicted branches
- Meets all four criteria
 - 1. Leader-follower style pre-execution
 - 2. Fully automated using only hardware
 - 3. Targets both branches and loads
 - 4. Effective at that which is targeted (improves upon Slipstream and DCE)
- Microarch. turbo-boost: Auto-enable/disable A-stream based on profitability

Delinquent Branch Pre-execution (DBP)

- Forward control-flow slice of a delinquent branch
 - Control-dependent (CD) region of the delinquent branch
 - Other branches that are control-independent data-dependent (CIDD) with respect to the delinquent branch, and their CD regions


DBP (cont.)






- A-stream
 - Delinquent branch converted to unconditional "branch-to-reconvergent-point"
 - Resolves delinquent branch's predicate
 - Not slowed by would-be mispredictions of delinquent branch
- R-stream
 - Receives accurate prediction for delinquent branch from A-stream
 - Locally predicts and resolves any branches nested within skipped CD region:
 A-stream is insulated from any R-stream-local mispredictions within the CD region


DBP (cont.)





DBP (cont.)

- Forward control-flow slice of a delinquent branch
 - Control-dependent (CD) region of the delinquent branch
 - Other branches that are control-independent data-dependent (CIDD) with respect to the delinquent branch, and their CD regions



A-stream R-stream 1x1 beqz r' beqz r1 begz r2 0 - 1beqz r3 0 - 1beqz r2 beqz r3 Slipstream Processors Revisited: Explo ch Sets

Branch encodings supplied by A-stream to R-stream:

1x0: executed branch

1x1: pre-executed branch

0−1: CIDD branch


CD region skipped (1) or not

outcome if executed (x=0 or 1)

executed (1) or not (0) by A-stream

Pre-executable vs. not pre-executable branches

• A delinquent branch is pre-executable only if it is not in its own forward control-flow slice, *i.e.*, not self-dependent





17

Branch Sets

- Branch set of a delinquent branch or load
 - CIDD branches with respect to the branch or load
- Concept of branch sets is important for two reasons:
 - 1. Branch set constitutes the forward control-flow slice to be removed (in addition to the delinquent branch's own CD region)
 - 2. A delinquent branch is pre-executable (eligible for DBP) if it is not in its own branch set

Delinquent Load Prefetching (DLP)






- A-stream
 - Delinquent load converted to non-binding prefetch
 - Branches in its branch set are silenced and their CD regions skipped
- R-stream
 - Delinquent load hits in L2\$
 - Locally predict and resolve any missing control-flow (branches in the load's branch set, and branches nested in their CD regions):


A-stream is insulated from any R-stream-local mispredictions in load's forward control-flow slice

Slipstream 2.0 Microarchitecture




- Follows Slipstream template, but components implemented differently
 - Delay Buffer: 3-bit branch encodings
 - IR-predictor: entries for DBP branches ("1x1"), DLP loads, and CIDD branches ("0-1")
 - Instruction-Removal Detector (IR-detector): delinquent load/branch classifier, reconvergent PC detector, and branch set analysis


Slipstream 2.0's IR-detector




Results: DBP vs. Slipstream 1.0




Results: DBP vs. Slipstream 1.0 (cont.)




Results: DLP vs. DCE



Results: DBP+DLP



Results: summary



• Slipstream 2.0 (DBP+DLP) gives geomean speedups of 67%, 60%, and 12% over baseline, Slipstream 1.0, and DCE

Summary: Slipstream Processor 2.0

- Remove forward control-flow slices of delinquent branches and loads
- Overcomes performance limitations of Slipstream and DCE
- Two firsts:
 - Leader-follower-style branch pre-execution without relying on confident instr. removal
 - Tolerate cache-missed loads that feed mispredicted branches
- Meets all four criteria
 - 1. Leader-follower style pre-execution
 - 2. Fully automated using only hardware
 - 3. Targets both branches and loads
 - 4. Effective at that which is targeted (improves upon Slipstream and DCE)
- Microarch. turbo-boost: Auto-enable/disable A-stream based on profitability

Future Work

- Need solutions for non-pre-executable delinquent branches
 - 1. Self-dependent delinquent branches are very serializing
 - 2. Delinquent branches that are individually pre-executable, but not actually pre-executed due to being in the forward control-flow slice of another delinquent branch